Abstract.
Introduction
Salahuddin suggested the ferroelectric transistor could provide a new mechanism to amplify the surface potential above the gate voltage due to the negative capacitance eect [1, 2] . Several experiments showed proof of negative capacitance in ferroelectric materials [3, 4] . Recent studies propose a non-hysteretic behavior of negative capacitance FET with subtreshold less than 30mV /dec but the device is only in the simulation state [5] . Recently there were reported ferroelectric transistors with under-thermal characteristics that presented [6] both hysteresis and negative capacitance behavior [79] . The dierence between the reported devices and the Salahuddin proposed transistor was that, due the diusion [10] of the ferroelectric in the silicon, the insertion of a linear dielectric buer layer was necessary. The ferroelectric stability condition in order to obtain the negative capacitance eect for this kind of devices was not reported before. This work describes the physical explanation of the stability condition, setting its boundaries based on the electrical and physical properties of the materials used. The condition is based on the basic Maxwell charge equations and the Tsividis model of the MOS transistor. The stated stability condition is then validated with measurements on fabricated devices that presented voltage amplication and hysteresis in the same time. Based on the presented theory, a complete set of equations is reported in order to design a negative capacitance transistor.
Negative capacitance condition
In this chapter we present the equation of the metal-ferroelectric-oxide-silicon transistor and we will state the theoretical condition in order for the negative capacitance to appear. First we consider a ferroelectric FET structure as presented in Figure 1 .
It is a regular MOS transistor that has 2 dielectrics integrated in the gate stack, one linear and one ferroelectric. We are aiming to obtain the negative capacitance eect. For this we calculate the charge stability of the device. Based on Maxwell's equation, each layer can be dened as a capacitor and the entire gate stack can be considered as an in series combination of capacitors (see Figure 1 ). By applying a voltage on the gate, on each capacitor there will be the same charge. By applying Maxwell's equation we can obtain the charge distribution of a Ferroelectric FET. The electrical displacement is conserving at the junction of the ferroelectric and of the oxide [11] if we do not consider the trapped charges. Therefore we have the following relations:
where D F e and D ox are the displacement of the ferroelectric respectively the displacement of the oxide, P is the polarization, kox the relative permittivity of the oxide, ψ s is the surface potential, t ox and t F e are the thicknesses of the oxide layer respectively the ferroelectric layer, V F e is the voltage drop on the ferroelectric and V ox is the voltage across the oxide. Equation (1) presents the charge stability of the system, more precisely at a certain V g what are the voltages that are settling in each layer. In order for the negative capacitance to occur the slope of the charge line that is dened by the equation (1) must be smaller than the negative slope of the ferroelectric polarization as presented in Figure 2 [12] .
In the case of the Figure 2a ) the charge line is intersecting the polarization in only one point and the entire system is stable, contrary to the case presented in Figure 2b ) where the charge line is intersecting the curve in 3 points and it presents instability thus hysteresis. Therefore the condition for stability of the system implying the negative capacitance eect to appear, the slope of the ∆ must be smaller than the negative slope of the S shape hysteresis.
In order to calculate the slope of the charge line we must express the surface potential depending on the voltage on the ferroelectric, V F e . Due to the non-analytical expression of the surface potential, we will study the MOS transistors in dierent regimes. We will start with strong inversion. The surface potential in strong inversion has an almost constant value of ψ s = 2φ F +6φ t , where φ F is the Fermi potential and φ t is the thermal voltage.
In this case, based on equation (1) the charge line will have the following formula:
The slope of the charge line at a gate voltage that sets the transistor in strong inversion will be:
In accumulation there will be the same slope of the charge line as in strong inversion due to the fact that the surface potential is having approximately a constant value, minus a few
Next we will analyze the case of weak inversion.
The surface potential in weak inversion can be approximated with a linear function. It is known that in weak inversion and depletion the reverse of the slope of the surface potential with respect to the gate voltage is [13] :
where γ is the body factor. Charge line intersecting the polarization. Condition for stability in a) where no hysteresis is present. In b) the condition for the negative capacitance does not appear and we encounter the hysteresis. Adapted after [10] .
The variation of the surface potential is not that powerful, it varies from φ F to around 2φ F therefore the n does not vary a lot and we can do an approximation and do the average of the slope. Thus we will have an average slope at a value of the surface potential of 2φ F .
With this approximation we can consider a linear dependence of the surface potential with respect to the gate voltage. Coming back to equation (1) we will have
The equation (7) describes the charge line for the NC-MOS transistor that is biased at a gate voltage that puts the transistor in weak inversion. Next we can calculate the slope of the charge line:
This last result from equation (8) shows that the slope of the charge line is not constant at all gate voltages, meaning that the slope of the surface potential with respect to the voltage between the oxide and the ferroelectric is inuencing the slope of the charge line. The 1/n parameter depends on the fabrication parameters. The slope of the charge line gets lower as the 1/n parameter gets higher implying that having a transistor that is switching faster will constitute an advantage in achieving negative capacitance.
In depletion the surface potential cannot be approximated with a linear function and the charge line will become a second degree equation. Again the important factor is the slope of the parabola. In order to have continuity, the slope of the line depending on the voltage must be continuous and monotone therefore we can state that the charge line slope is high in accumulation, in depletion and weak inversion lowers gradually and in inversion is increasing again.
The charge line in all cases was calculated by approximating the surface potential. In accumulation and strong inversion the surface potential was considered constant, but actually there is a small variation with the gate voltage and in weak inversion it was considered depending linearly of the gate voltage. The slope was given by the 1/n parameter that we have considered to be constant but in reality is quasi-constant, as it varies from n = 1 +
, thus also the slope of the charge line will vary correspondingly in this regime. To achieve improved accuracy we could replace the n term with the derivative of the surface potential with respect to the internal voltage according to eq. (4).
Summarizing the study until now, we have reached the conclusion that the charge line has a changing slope with respect to the gate voltage applied on the gate; more precisely in accumulation the slope of the charge line is high then in depletion and weak inversion the slope is decreasing and again it is increasing in strong inversion reaching the same value as in accumulation.
As we stated in the rst part of this study, in order for the negative capacitance to occur, the slope of the charge line must be smaller than the negative slope of the polarization as presented in Figure 2 .
Next we will pass to the calculation of the slope of the negative part of the S-shape of the ferroelectric. The S shape hysteresis is dened according to Landau's theory [14] :
where α 0 and B(T ) are material parameters, T c is the currie temperature of the ferroelectric and the T is the temperature. We will consider just the rst order approximation and we will neglect the P 3 term.
Therefore the derivative in the negative region is:
By using this formula together with the charge line slope calculation and putting the condition that the derivative of the polarization with respect to the eld in ferroelectric should be higher than the slope of the charge line, we can set the condition for obtaining the negative capacitance eect.
In our measurements we have obtained polarization curves that presents negative capacitance and also hysteresis in the same time.
The slope of the charge line of the NC-MOS transistor is varying with the voltage applied on the gate. In the case we are having the 2 slopes close one to each other (the one of the charge line of the device and the one from the S shape polarization on the ferroelectric), then the stability of the system is not consistent for all gate voltages. At one point, the slope of the charge line reaches the value of the slope of the ferroelectric, the system is reaching equilibrium and the negative capacitance eect will be present; going further with the gate voltage the system, at one point, will exit stability because the slope of the charge line will increase above the one of the ferroelectric. 6Condition for the negative capacitance eect in metal-ferroelectric-insulator-semiconductor devices Figure 3. Charge line that is changing slope depending on the operation regime of the ferroelectric transistor. a) The slope of the charge line changes with the bias but the condition for stability remains on the entire range of voltages applied. b) The condition for the stability is fullled only on a small interval of applied voltages, this way negative capacitance together with hysteresis can be obtained.
The variation of the slope plus the possibility to obtain hysteresis and negative capacitance eect is qualitatively presented in Figure 3 .
A big advantage in order for the negative capacitance to appear will be to have a surface potential derivative big enough so that the charge line slope will be small enough so that the system will be stable. Therefore good transistors with subthreshold slopes closer to 60mV /dec will have a larger zone where the negative capacitance can be observed.
Experimental verication of the theoretical conditions for negative capacitance
We will verify the stated conditions in the devices that we fabricated, described in [7] . The gate stack is composed by a P(VDF-TrFE) 70:30 and a thin layer of SiO 2 . Between the two insulators a layer of Al was introduced in order to have access to the potential between the two. Along with the Al deposition, a layer of Al 2 O 3 was formed. The TEM image of the section of the gate and the layer thicknesses are presented in Figure 4 .
As presented in [7] , the polarization curve is extracted and presented in Figure 5 . The Al 2 O 3 layer was taken in consideration for the extraction of the polarization. Also, in Figure 5 we present the derivative of the polarization with respect to the ferroelectric electric eld in the negative slope of the polarization.
Next, the slope of the PVDF S shape polarization will be calculated. The α 0 = 9.02 × 10 7 J.m /C 2 K = 9.02 × 10 9 J.m /cm.V.K [15] and the T c = 355
parameter were taken from the literature and we obtain the negative slope of the polarization of the material: Figure 6 emphasizes the charge line measured slope (continuous line) and the slope of the calculated S shape polarization (dotted line). Where the slope of the charge line is smaller than the slope of the polarization, the system is stable. The dotted line represents the threshold imposed by the ferroelectric material in order for the system to achieve stability as stated in equation (12) . This result proves very accurately the theory stated in this paper. Even if the threshold of the ferroelectric does not cover all the zone of the negative capacitance, one can observe that it covers the zone where the system is stable. After this limit, noise starts prevailing and the system exits the stability regime.
We have stated that the slope of the charge line is changing according to the derivative of the surface potential with the internal potential.
The surface potential was extracted based on Tsividis model and its derivative was plotted in Figure 7 . Figure 7 shows that the slope of the charge line lowers suciently for the negative capacitance eect to occur if the derivative of the surface potential with respect to the internal potential is above a certain value. In our case the value is 0.723. A better MOS, with a subthreshold slope closer to 60mv/dec, has the derivative of the surface potential closer to 1, meaning that the negative capacitance zone is extended, providing amplication over multiple decades of current.
Another question that arises is why we have not obtained negative polarization also on the other side of the hysteresis. In order for the system to achieve stability, the ferroelectric material 8Condition for the negative capacitance eect in metal-ferroelectric-insulator-semiconductor devices Figure 6 . Negative capacitance area where the system reaches stability. This graph illustrates the condition from eq. (12) applied on the measured devices. The continuous line (∂P/∂E ) is the measured value and the dotted line is the theoretical threshold limit calculated from the literature data, eq. (13), in order to achieve negative capacitance. We can observe that above this threshold, the measurement starts to go into an instability regime and the ferroelectric exits the negative capacitance regime. Figure 7. Surface potential derivative with respect to the internal potential. The highlighted zone corresponds to the points where we have obtained the negative capacitance. We can clearly see that the points that corresponds to the negative slope of the polarization are where the derivative of the surface potential has a value higher than 0.723. Better fabricated MOS transistors with a higher derivative of the surface potential with respect to the internal voltage will result a wider area of negative capacitance eect.
must be polarized at a certain value. In our case, due to the thin oxide, we could not fully polarize the material therefore we are exploring the minor loops of the ferroelectric. An inconvenience of this fact is that the ferroelectric curve can shift between two successive measurements as a result of the remained dipoles that are already polarized from the previous measurement. One can observe the asymmetry of the polarization curves towards the negative side.
Negative Capacitance -FET design rules
Next we will present a full set of equations in order to obtain negative capacitance devices.
In our case, when the slope of the charge line is slightly higher than the polarization in accumulation and inversion, the negative capacitance eect appears when the slope of the surface potential with respect to the internal potential (potential between the ferroelectric and oxide) is high. We can state theoretically and practically that the negative capacitance appears only in the weak inversion where the slope of the charge line is at minimum. Therefore we are reporting a complete set of equations in order to obtain negative capacitance eect in metal-ferroelectric-oxidesemiconductor devices:
With this algorithm we have given a complete set of equations in order to design a Negative Capacitance Ferroelectric MOS transistor. The following parameters should be considered (t ox , t F e , N A , α 0 , T c , ox ) in order to successfully design a NC-FET.
Having obtained a device that fullls the negative capacitance condition, the obtained gain of the Fe-FET can be also calculated based on the negative slope of the polarization ( dP /dF e) and the subthreshold slope of the equivalent MOS transistor under the ferroelectric layer [17] . The voltage amplication of the ferroelectric layer depends on its α 0 parameter, high amplication corresponds to low α 0 and also the condition of stability depends on the same parameter. Higher α 0 corresponds to wider zone of negative capacitance. The condition of stability is highly dependent on the ferroelectric material properties, its thickness and the electrical proprieties of the equivalent MOS transistor. This is the main reason that many trials to measure the negative capacitance had failed [18] .
Conclusions
In this paper, the negative capacitance condition for the metal-ferroelectric-oxide-semiconductor device was presented. The theory was based on a physical model using basic Maxwell's equations and Tsividis model of the MOS transistor. The condition was veried on measured Fe-MOS devices that presented negative capacitance together with hysteresis. The devices were fabricated with an organic ferroelectric where we could observe voltage amplication and we found a very good agreement with the presented theory. A complete set of equations was presented in order to design a negative capacitance transistor.
